Abstract-Power consumption and signal delay are crucial to the de sign of high-performance VLSI circuits. This paper presents CAD tools for modeling and optimizing digital MOS designs. The tools determine the transistor sizes that minimize circuit power consumption subject to constraints on signal path delays. Computational efficiency is obtained through macromodeling techniques and a specialized optimization al gorithm. The macromodels are based on device equations, and encap sulate logic gate behavior in a set of simple yet accurate formulas. The optimization algorithm exploits properties of the digital MOS domain to convert the primal optimization problem into a dual form which is much easier to solve. The result is a pair of CAD tools that can optimize a circuit in roughly the amount of time needed to perform a transistor level simulation of the circuit.
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I NTRODUCTION
T HE DESIGN OF a VLSI circuit is an enormous task. Sophisticated CAD tools are essential if designers are to take full advantage of the power offered by fabrication technology . We describe a tool for optimizing the perfor mance of digital MaS circuits . This tool fi nds the tran sistor sizes that minimize power consumption subject to constraints on signal path delays. The principal advantage is an increase in designer productivity . At present, de signers size transistors based on intuition and numerous SPICE simulations. This process is so time consuming (for both man and machine) that designers are hard pressed to arrive at any circuit that meets delay specifi cations and can rarely afford the extra effon needed to minimize power consumption as well. This hinders not only the design of the circuit at hand, but also the com parison of alternate topologies for implementing fu nc tional blocks, as the performance benefits offered by dif fe rent topologies cannot be truly ascertained unless the corresponding circuits have been optimized.
Another application is automatic module generation for silicon compilers . The module's transistors must be prop erly sized in order to meet system performance specifi cations, but it would be unthinkable to have a human per form the sizing. The task could involve thousands of Manuscript received December 11, 1985; revised July 8, 1986 transistors, making it too mundane and complicated. A special-purpose optimizer can accomplish the chore far more efficiently . Several authors have studied optimization work of this nature. General-purpose optimization packages such as DELIGHT [1 ] and APLSTAP [2 ] perform much of the work in the optimization process. They iteratively im prove the design solution as a designer would, but by em ploying nonlinear optimization algorithms, choose the next solution point more accurately and efficiently than a human could. The key advantage is that an optimal solu tion is reached. However, the optimization process tends to be computationally expensive for a number of reasons . First, since the optimization package is general purpose in nature , it cannot exploit properties of digital MaS logic and use algorithms which would be more problem specific and, hence, potentially fa ster. Second, because the opti mization package is isolated from the circuit's data base, communicating solely via the simulator, there is no mech anism to access the circuit's structural description or to embed additional information in the data base which could assist the optimization. This hampers the application of more effi cient algorithms that would require such provi sions . Third, the circuit's signal path delays must be de termined fairly accurately ; this generally entails the use of a device-level simulator such as SPICE, which is rather expensive computationally . The consequence of these three fa ctors is that general-purpose optimizers are typi cally restricted to circuits with at most about thirty design parameters .
In an effort to address larger designs, some researchers have investigated more specialized techniques [3] . By using a resistive model for transistors and neglecting the changes in a logic gate's input capacitance induced by sizing its transistors, these authors were able to simplify the optimization problem greatly . They reformulated the original pr oblem, a minimization subject to nonlinear constraints, as an unconstrained minimization. This al lows fo r much simpler optimization algorithms, leading to fa st convergence times . Nonetheless, the simplifica tions needed to reformulate the problem seriously reduce the accuracy of both the power minimization and the sat isfaction of the delay constraints, making the approach inappropriate for high-performance circuit design.
Other authors have aimed for fa st computation times by simplifying both the logic gate models and the optimiza-02 78-0070/86/1000-0659$01 .00 © 1986 IEEE
